Introduction
The required interconnect bandwidth density in high end integrated processors is increasing exponentially. Optical interconnects are a promising solution to overcome the fundamental limitation of electrical interconnects. This is mainly due to the lack of electrical charge in photons allowing for data rate independent and low loss transmission 1 in dielectric and glass waveguides. Even using high speed optical links, more than a thousand channels per processor module will be required to fulfill the I/O requirements 2 which can only be supported by using the whole surface of the chip as communication interface rather than its perimeter 3 . Several projects have explored the use of vertical cavity surface emitting lasers (VCSELs) and photo-detectors (PDs) vertically stacked on the VCSEL drivers and TIA/LA CMOS chips to form high-speed, high-density and low cost parallel communication modules for data transfer [4] [5] [6] [7] . They either use wire bonding for making the required electrical connections 5, 6 leading to limited RF performance, or a novel Holey CMOS transceiver which had holes etched away into the silicon chip in a complicated process to allow for the use of flipchip bonding 6, 7 .
In this paper we demonstrate a new 3D stacking solution which is based on placing an opto-electronic chip directly on top of its CMOS driving IC. Instead of using wire-bonds, which might introduce parasitic inductance, we suggest to use thick photo-resist (PR) to create a continuous ramp between the pads on the CMOS IC and the photonic chip. Using a 2 nd lithography we can then define the desired metal traces, with impedance matched characteristics, on top of the PR ramp connecting top and bottom pads. The process is fully CMOS compatible, uses low temperature processes (unlike flip chip bonding) and can be applied on a wafer scale. We demonstrate the technique by stacking a VCSEL on top of a VCSEL driver chip and show that the VCSEL performance when driven through the plated metal traces is not degraded up to a speed of 12.5 Gb/s.
3D stacking process
An artist's impression of the 3D stacking solution is shown in Fig. 1 . Here we use a 12 channel VCSEL array and its CMOS driver as an example. The CMOS IC VCSEL driver has its 10 Gb/s transmission lines in the top metal, since the VCSEL array is directly placed on the CMOS IC, 20μm non-conductive bonding layer is necessary here to keep the impedance of transmission from being disturbed. We choose thick positive photoresist as bonding layer for several reasons: first, the photoresist can be spun on a wafer scale; second, the thickness of photoresist can be controlled easily by choosing the spinning rate; third, the unwanted photoresist can be easily removed after bonding.
After spinning the photoresist on the chip, the VCSEL array is placed onto the driver IC. Prebaking, exposure and development of the PR after flood exposure leaves the desired thickness of bonding layer between the chips. The PR bonding layer becomes stable after baking the chip again in a temperature higher than the pyrolyzation point of the PR. The SEM image of the stacked bonding chip is given in Fig. 2 . After bonding, there is a big height difference between the top of the VCSEL and pads on the CMOS driver (220μm). Lithography on this topography needs very good edge covering photoresist layer. We used multilayer photoresist to obtain enough photoresist thickness and minimizing edge bead effect at the same time. After lithography and development, the samples were put directly onto a hotplate, elevating the hotplate temperature slowly from room temperature to the soft point temperature to change photoresist patterns shape. Since the subsequent steps (sputtering, lithography for define plating step, plating, etc) involved thermal processing steps, we increased the temperature of the post-bake above the normal soft-point temperature to reach the pyrolyzation point of the photoresist. This ensured that the photoresist pattern was stable. A SEM picture (see Fig. 3 ) shows the photoresist pattern forms a smooth slope between the VCSEL array and VCSEL driver. After sputtering the seed layer, a lithography step is used to define the plating area. Electrical plating process selectively grows gold paths on the seed layer and controls the thickness of the plating gold. These gold paths can be designed as Co-Planar Waveguides (CPW) to improve the impedance matching between the driver circuit and the VCSELs. In this demonstration, we used simple straight bars with relatively thick gold layer (around 4µm) to reduce the resistance. After removing the photo resist and the seed layer, the plated metal traces are forming a continuous connection between the VCSEL array pads and the driver pads, as shown in Fig.  4 . The metal paths shape was defined by lithography mask, and the thickness of metal paths was controlled by plating process. 
CMOS driver IC

Test results
The 3D stacking chip with 12 channel VCSEL array on the VCSEL CMOS driver has been fabricated using the technique described above (see Fig. 2-4) . We used probe needles to test resistance and isolation plated metal traces. The resistance of a single metal path from the driver pad to the VCSEL pad is smaller than 1 Ohm. The isolation between metal paths is over 10 5 Ohm.
We use Ground-Signal-Ground (GSG) RF probes to test the VCSELs performance when driven through the plated metal traces from driver pads. The test results of the forward current-forward voltage-output light power (I-V-P) performance are shown in Fig. 5 , which also includes the original VCSEL performance as reference. We can see the I-V and I-P curves of 3D stacked VCSEL chip have a similar trend as the original VCSEL chip. The threshold of the 3D stacked chip shows a higher current threshold (~3.3 mA) than the original VCSEL (~1.3 mA). This is not caused by the VCSEL itself but rather is due to the driver pads connected in parallel to the VCSEL and CMOS driver output circuit. When we apply bias through the driver output pads, a part of the current will flow through the ESD protection circuit of the CMOS IC. This will not be the case when the 3D stacked chip is powered directly through the driver chip. The pure VCSEL performance after process can be measured by breaking the metal paths between the driver pads and VCSEL pads on purpose. Doing this, identical I-V and I-P curves were obtained. To test for high speed operation the 3D stacking chip is used as a transmitter; the output light is coupled into a 1m long 50/125μm multimode fiber. The optical signal is converted into an electrical signal by a commercial 12GHz 850nm photoreceiver. The obtained eye pattern was visualized using a 100 GHz bandwidth sampling oscilloscope. The chip was biased with 12 mA of DC current and a 10 Gb/s 2 31 -1 NRZ PRBS current signal with 5 mA amplitude. The coupling loss between VCSEL and fiber is around 3 dB. Fig. 6 shows eye diagrams obtained at 10Gb/s. The open-eye performance is also achieved at a speed of 12.5 Gb/s using the same bias, see Fig. 7 . In both cases no preemphasis was used to improve eye pattern. 
